We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30811

MPMC2 v1.9 - PLB PIM hangs when a PLB abort is asserted during a secondary (PLB SAValid) transaction


When using a MPMC2 Core, the system infrequently hangs while accessing the MPMC2 over the PLB bus, just after a PLB abort is asserted on an secondary (PLB SAValid asserted) transaction. The failure seems to be related to high bus activity. It does not appear to be timing related. How do I resolve this issue?


This is caused by the MPMC2 PLB PIM not resetting its internal state logic when an abort is performed on a secondary PLB transaction.  


A patch is available that will disable the use of secondary transactions to work around this issue. 




1. Download patch zip file from: 


2. Extract the zip file to a temporary directory. 


3. From the directory matching the desired MPMC2 version, backup and then overwrite the original "mpmc2_plb_if.v" file from the generated MPMC2 pcore "hdl/verilog" directory. 


4. Rebuild the design and test. NOTE: A very slight increase in latency might be seen with this patch due to the disabling of all secondary PLB transactions. 


MPMC3 and later versions are not affected by this issue.

AR# 30811
Date 05/22/2014
Status Archive
Type General Article
Page Bookmarked