UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 30890

10.1 EDK - Clock Generator version 2.01.a does not output clock signals during simulation

Description

When I simulate my embedded design, the clock generator does not output any clock signals.

Solution

There is an error in the PAO file associated with clock_generator_v2_01_a.

To work around the problem, follow these steps:

1. Open C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\clock_generator_v2_01_a\data\clock_generator_v2_1_0.pao in a text editor.

2. Change clock_generator_v2_00_a to clock_generator_v2_01_a.

3. Save and close the file.

4. Recompile the EDK simulation libraries.

This problem has been fixed in the latest 10.1 Service Pack available at:

http://www.xilinx.com/support/download/index.htm

The first service pack containing the fix is 10.1 Service Pack 2.

AR# 30890
Date Created 05/02/2008
Last Updated 12/15/2012
Status Active
Type General Article