We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31086

LogiCORE RapidIO v4.2 - Error during Core Generation of Serial RapidIO v4.2 core in 10.1 software


Core Generation fails when attempting to generate a Serial RapidIO v4.2 core in 10.1 or 10.1.1 software.


Core generator will output the following error inside the console window when attempting to generate an SRIO v4.2 core using 10.1 or 10.1.1 software:

"Customizing IP...

Finished Customizing.

Generating IP...

WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this core. Overriding with File Type <structural>.

Gathering HDL files for srio_v4_2 log_io...

Creating XST project for rio_log_io_v4_2...

Creating XST script file for rio_log_io_v4_2...

Creating XST instantiation file for rio_log_io_v4_2...

Running XST for rio_log_io_v4_2...

ERROR:sim - Error: XST failed for rio_log_io_v4_2. ERROR:HDLParsers:3436 - "C:/test_cases/101_srio42/tmp/_cg/_bbx/rio_log_io_v4_2.vhd" Line 329. port component_name of component log_io has no associated name in entity log_io.

Finished Generating.

ERROR:sim:57 - Error found during generation"

The failure to generate is a known issue at this time and a Change Request has been filed to have this fixed. To work around this issue, generate v4.3 or the latest version. See (Xilinx Answer 30059) for v4.3 Release Notes and Known Issues.

AR# 31086
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked