We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31420

LogiCORE DDS Compiler v2.1 - When I use Taylor series correction why do I occasionally see a glitch in the sine wave output that looks like an overflow from the max positive to the max negative value?


My DDS (Direct Digital Synthesis) output appears to overflow from 1 to -1 occasionally when I use Taylor series correction.


This is a known issue. For certain parameter combinations, an overflow in the Taylor series correction arithmetic can occur, causing an overflow from the maximum positive value to the maximum negative value. To work around this, disable Taylor series correction, and by using dithering provided instead, perhaps you can still get the SFDR you need.

You may also be able to work around this by simply increasing the SFDR a bit and still use Taylor, as there are only a few parameter combinations that will result in this occasional overflow.

This issue will be addressed in a future DDS Compiler release.

AR# 31420
Date 12/15/2012
Status Active
Type General Article