UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31444

10.1 EDK, MPMC v4.00.a - MPMC calibration fails in simulation with Virtex-4 DDR/DDR2 PHY

Description

When simulating an MPMC design that uses the default Virtex-4 MIG PHY, init_done does not go High. This often occurs when using the simulation testbench provided by MIG with MPMC. How do I resolve this issue?

Solution

This issue might be caused by testbench bidirectional delay buffers on DQ signals, which conflict with delay buffers instantiated in the MPMC Virtex-4 PHY code, v4_phy_dq_iob.v and v4_phy_dqs_iob.v.

To work around this issue, consider removing the bidirectional delays from the testbench.

This issue is fixed starting with MPMC v4.03.a, to be released in EDK 10.1, Service Pack 3.

AR# 31444
Date Created 08/13/2008
Last Updated 12/15/2012
Status Active
Type General Article