We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31500

10.1 Virtex-5 Route - MGT clock routing in LX330T does not use dedicated routing


The MGT clock routing in my LX330T design does not appear to be optimal. Why isn't the dedicated resource being used?


A template routing algorithm is used for MGT clock nets. It has an artificial limit on the number of "hops" allowed for connections, and that limit was exceeded for this large device. This artificial limit has been removed. 


This problem will be fixed in 10.1 Service Pack 3.

AR# 31500
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked