UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31564

10.1 EDK - ERROR:Place:850 - Delay element "...gen_v4_phy_dq_iob[10].v4_dq_io b/dq_q1"

Description

When I instantiate my ML403 EDK project inside of ISE, I receive the following error message:

ERROR:Place:850 - Delay element

"DDR_SDRAM/DDR_SDRAM/mpmc_core_0/gen_v4_ddr_phy.mpmc_phy_if_0/iobs_0/data_path_iobs_00/gen

_v4_phy_dq_iob[10].v4_dq_io b/dq_q1" has been placed at ILOGIC_X0Y60, however, the delay controller that calibrates this element has not been

used. If a delay controller has been instantiated and a location constraint has been applied to it, please constraint this delay element to the same region. If a delay controller has not been instantiated, please instantiate one. Please refer to the usage document to use the delay controller efficiently.

Solution

This problem has been fixed in the latest 10.1 Service Pack available at:

http://www.xilinx.com/support/download/
The first service pack containing the fix is 10.1 Service Pack 3.

AR# 31564
Date Created 08/26/2008
Last Updated 12/15/2012
Status Active
Type General Article