We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31598

LogiCORE FIFO Generator v4.3 - Out of Bounds error occurs when simulating the behavioral model


The following error occurs when I am compiling a simulation that includes the behavioral model of a FIFO created using FIFO Generator v4.3:

# ** Fatal: (vsim-3374) ../../../../FPGA/coregen/FIFO_GENERATOR_Virtex-4_3.V(2781): LSB of part-select into 'num_read_words' is out of bounds.

# Time: 0 ps Iteration: 0 Instance: /fifo/inst/block1/gen_ss

File: ../../../../FPGA/coregen/FIFO_GENERATOR_Virtex-4_3.V

# FATAL ERROR while loading design


This is a known issue caused by the FIFO behavioral model. To work around this error, you should use the structural simulation model instead of the behavioral model.

Revision History

09/04/2008 - Initial Release

AR# 31598
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked