UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31599

10.2 Hprep6 - "ERROR:Cpld - Unexpected IO Bank X encountered for signal XXX; only 0 or 1 expected"

Description

When I try to run Hprep6 to create a JEDEC file for either XC2C512 or XC2C384, the following error occurs:

"ERROR:Cpld - Unexpected IO Bank 3/4 encountered for signal XXX only 0 or 1 expected."

Solution

This problem only occurs when theDATA_GATE attribute has been assigned to signals in banks 3 or 4.

It is an issue in the Hprep6 software.

To work around the issue, you can regress to 9.2 with no service pack or move to 11.1 ISE and later software.
AR# 31599
Date Created 09/03/2008
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • CoolRunner-II