We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31608

LogiCORE DDS (Direct Digital Synthesizer) Compiler - According to my clock frequency, the output frequency range on page 3 of the GUI is greater than should be allowed


Why does the DDS Compiler allow me to enter an output frequency that is greater than half of my clock frequency?


This is a known issue with the GUI. The resulting core will not operate correctly if an output frequency greater than one half of the clock frequency (the sample rate) is specified, as it will violate the Nyquist rate.

This GUI issue will be resolved in a future release of DDS Compiler.

AR# 31608
Date 12/15/2012
Status Active
Type General Article