UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31611

Architecture Wizard, XtremeDSP Slice - Why does the Accumulator or Multiply Accumulate (MACC) Architecture Wizard select the wrong enables, when only one level of pipelining is selected for the A and B registers?

Description

Why does the Accumulator or Multiply Accumulate (MACC) Architecture Wizard select the wrong enables, when only one level of pipelining is selected for the A and B registers? 

 

That is, create an Accumulator using the Xtreme DSP Slice Wizard and leave all options as default; then go to page three of the GUI, which allows you to select the enabling options for the slice. You will see that the pipelining is set to 1 for A and B and in the Use Clock Enable section A2 and B2 are greyed out, but A1 and B1 are usable and selected.

Solution

This is a known bug in the XtremeDSP Slice Multiply or Multiply Accumulate (MACC) Architecture Wizard output. 

 

For a list of alternative solutions to using the Architecture Wizard, see (Xilinx Answer 30101).

AR# 31611
Date Created 09/04/2008
Last Updated 05/21/2014
Status Archive
Type General Article