UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31612

Architecture Wizard, XtremeDSP Slice - Why does the Multiplier Architecture Wizard set the A_IN port width to the wrong size when targeting Virtex-5?

Description

Architecture Wizard, XtremeDSP Slice - Why does the Multiplier Architecture Wizard set the A_IN port width to the wrong size when targeting Virtex-5? 

 

The problem is that the A_IN bus size is wrong. It should be 25, as selected in the GUI, but instead it is set to 30.

Solution

This is a known bug in the XtremeDSP Slice Multiply Architecture Wizard output. 

 

For a list of alternative solutions to using the Architecture Wizard, see (Xilinx Answer 30101).

AR# 31612
Date Created 09/04/2008
Last Updated 05/21/2014
Status Archive
Type General Article