We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31702

LogiCORE XAUI v7.3rev1 and v7.4 - When using Virtex-4 GT11 Max skew and delay constraints needed for inverted GREFCLK


It was found that under some circumstances output skew between the TX lanes when using the GT11 can be large. This is solved by inverting GREFCLK. Max delay constraints should be added to the ucf for this clock.


The following constraints should be added to the ucf to insure that the inverter for the GREFCLK is placed in an optimal location and there is not excessive delay on the GREFCLK net:

NET clk78_dcm MAXDELAY = 2 ns;

NET clk78_inv MAXDELAY = 2 ns;

AR# 31702
Date 12/15/2012
Status Active
Type General Article