UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31773

10.1.03 ISE - Installation Instructions and Release Notes for Language Templates Update

Description

To install this update, please follow the instructions in the Resolution below.

Solution


Download Center Installation Instructions



1. Download "10_1_03_lang_temp.zip" from the ISE 10.1 Service Pack display page.



2. Unzip the file to an empty "staging" area that is separate from your Service Pack staging directory.



Linux Example:



mv 10_1_03_lang_temp.zip /home/<staging_dir>

cd /home/<staging_dir>

unzip 10_1_03_lang_temp.zip



3. Run setup.exe (Win/Win64) or ./setup (Lin/Lin64)



Issues Addressed in 10.1 SP3 HDL Language Templates



- Added comment to IOBUF T pin indicating direction

- Added mili-second and second time formats for Verilog

- Some additional clarification comments to IBUF_DELAY_VALUE and IFD_DELAY_VALUE

- Removed DCM_AUTOCALIBRATION from DCM_ADV

- Changed default for IDELAY and IODELAY to FIXED

- Duplicated DDR registers to I/O section of templates

- Fixed width comment on UNIMACRO BRAM and FIFO Widths
AR# 31773
Date Created 10/06/2008
Last Updated 08/23/2011
Status Archive
Type General Article