We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31927

10.1.03 Architecture Wizard - The lowskewlines buffer that can be used for a DCM is not written correctly in the HDL


In Architecture Wizard, the interface allows you to customize the buffers for a DCM to use "lowskewlines". The HDL for the USELOWSKEWLINES attribute gets written incorrectly, which causes a warning in XST and causes the constraint to be ignored. For example, the generated HDL contains:

attribute USELOWSKEWLINES : string ;

attribute USELOWSKEWLINES of CLK90_OUT : signal is "";

As a result of the "yes" missing from between the quotation marks, synthesis will generate the following warning:

WARNING:Xst:2403 - Value of property "USELOWSKEWLINES" elaborates to a null string. The property will be ignored.


It is true that the HDL generated by the Architecture Wizard is incorrect, but in fact the Use Low Skew Lines constraint is not valid for any architecture for which you can use the Architecture Wizard to generate a DCM; so even if the HDL was written correctly, the constraint would be ignored.

See the entry for the Use Low Skew Lines constraint in the Constraints Guide:


and you will find that it is supported only on Virtex, Virtex-E, Spartan-II and Spartan-IIE devices.

Therefore, you should not be using this option for your custom buffers in the Architecture Wizard.

AR# 31927
Date 12/15/2012
Status Active
Type General Article