We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 31930

Virtex-5 System Monitor - User Temperature alarm incorrectly asserted post configuration


When using the Virtex-5 System Monitor User Temperature alarm, I find that the alarm incorrectly asserts after configuration if the value for the temperature alarm lower register (54H) is lower than the current FPGA temperature.

The OT temperature alarm is not affected by this issue.


To work around this issue, you should assert the System Monitor reset for 1 or 2 DCLK cycles after configuration.
AR# 31930
Date 12/15/2012
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
Page Bookmarked