UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32311

11.1 EDK - Why does TEMAC not work after creating my design from Base System Builder?

Description

Why does TEMAC not work after creating my design from Base System Builder?

Solution

Base System Builder allows you to set a clock frequency that is too slow for gigabit performance in the TEMAC's local link interface. As a result, the PLB clock frequency cannot be lower than 62.5 MHz for gigabit performance.  

 

Please refer to the signals LlinkTemac0_CLK and LlinkTemac1_CLK in the xps_ll_temac data sheet. 

 

This problem has been fixed in EDK 11.2, available at: 

http://www.xilinx.com/support/download/index.htm

AR# 32311
Date Created 04/13/2009
Last Updated 05/23/2014
Status Archive
Type General Article