UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32331

11.1 System Generator for DSP - Designs with the EDK Processor block do not support automatic testbench generation or simulation compilation

Description

When I generate my System Generator for DSP design with "Create Testbench" enabled, the resulting testbench does not work if my design contains an EDK Processor block. Why?

Solution

This is because simulation of the EDK Processor block is not supported; therefore, a testbench cannot be accurately created. 

 

The "Create Testbench" option should not be used with designs containing the EDK Processor block. 

 

Additionally, the "vcom.do" file which can be created regardless of the "Create Testbench" option, does not contain a comprehensive compilation list for the same reasons mentioned above.

AR# 32331
Date Created 03/30/2009
Last Updated 05/23/2014
Status Archive
Type General Article