UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32371

11.1 PlanAhead - Ports buried in top-level netlist not picked up in PlanAhead

Description

When I bring a netlist containing multiple levels of hierarchy into PlanAhead, I do not see ports that are contained in a lower-level module. Why is this? What can I do to work around this?

Solution

This is a known issue in PlanAhead 11.1. This will be fixed in the next major software release.  

 

To work around this issue, bring all ports through the hierarchy to the top-level in your HDL.

AR# 32371
Date Created 04/07/2009
Last Updated 05/23/2014
Status Archive
Type General Article