We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32398

11.1 EDK, xps_timer_v1_00_a - Registers are not initialized to '0' after core reset


The following registers, Load registers, Load_Counter_Reg, Write_Load_Reg and others, are not set to '0' in the hardware after core reset. This is not according to the data sheet.


This issue has been fixed in the latest release of the xps_timer_v1_01_a core and is available in EDK 11.1. 


The EDK 11.1 will be available at:  


AR# 32398
Date 05/21/2014
Status Archive
Type General Article
Page Bookmarked