We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32413

11.1 EDK - xps_uart16550_v2_00_b - The 'Error in receiver FiFO bit' LSR(24) in the Line Status Register is not working correctly


If the receiver FIFO is filled with 8 characters out of which 5 characters contain either parity/framing or overrun error, the LSR(24) bit shows an error in the receiver FIFO only when reading the Line Status Register for the first time. The next reads of LSR register do not reflect the error in receiver FIFO.


This issue has been fixed in the latest release of the xps_uart16550_v2_01_a Core and is available in EDK 11.1. 


EDK 11.1 is available at:  


AR# 32413
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked