We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32631

11.1 Timing - Why is my PLL Jitter lower than my System Jitter?


When I look at my timing report, the DCM Jitter calculations correctly use my System Jitter. However, when I look at my PLLs, the PLL Jitter is less than the System Jitter.

Is this possible, or is there a problem with my timing report?


By design, the PLLs can reduce jitter. This reduction in jitter is reflected in timing reports. Therefore, it is possible to see PLL Jitter at values lower than System Jitter.

AR# 32631
Date 12/15/2012
Status Active
Type General Article
Page Bookmarked