UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 32702: 11.1 Timing, Virtex-6 - TRCE is incorrectly using the FastMax value for OFFSET (slowest path) clock to pad

AR# 32702

11.1 Timing, Virtex-6 - TRCE is incorrectly using the FastMax value for OFFSET (slowest path) clock to pad

Description

TRCE is incorrectly using the FastMax value for the slowest clock to out when analyzing an OFFSET constraint. It should be using the SlowMax value.

Solution

This issue is scheduled to be fixed in the next quarterly release.

AR# 32702
Date 12/15/2012
Status Active
Type General Article

By using this website, I accept the use of cookies.   Learn more

Page Bookmarked