We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32707

12.1 Timing Analyzer - IODELAY Min, Maximum Delay information


The Virtex-5 FPGA data sheet mentions to look at the Timing Analyzer report for the calculation part of the delay in relation to IODELAY block. However, the same delay information in the speed print indicates that the MIN delay is more than the MAX delay.
Why the discrepancy?


True, the speed print actually mentions that the MIN delay is larger than the MAX delay.MIN delay adjusts hold time, whereas, MAX delay adjusts setup time.The speed file manipulates the delay values to ensure that the implementation tools match what is characterized in the hardware.
AR# 32707
Date 05/19/2012
Status Active
Type Known Issues
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Less
  • ISE - 10.1
  • ISE Design Suite - 11.1
  • ISE Design Suite - 11.2
  • More
  • ISE Design Suite - 11.3
  • ISE Design Suite - 11.4
  • ISE Design Suite - 11.5
  • ISE Design Suite - 12.1
  • ISE Design Suite - 12.2
  • ISE Design Suite - 12.3
  • ISE Design Suite - 13.1
  • Less
Page Bookmarked