- Supports automatic generation of HDL wrapper files for the Virtex-6 Tri-Mode Ethernet MAC - Instantiates user-configurable Ethernet MAC physical interfaces (GMII, MII, RGMII, SGMII and 1000Base-X PCS/PMA configurations are supported) - Provides a FIFO-based example design - Provides a demonstration testbench for the selected configuration
- Virtex-6 solutions are pending hardware validation.
- Software Support for the Virtex-6 Lower Power parts was added in this release, but the Tri-Mode Ethernet Mac Wrapper does not yet support these devices and cannot be generated from CORE Generator targeting Virtex-6 Lower Power. Pending further testing, support for Virtex-6 Lower Power parts is planned for 11.3. To work around this issue, you can set your project to target an equivalent Virtex-6 LXT device which will allow you to generate the IP.
(Xilinx Answer 33043) Virtex-6 Embedded Tri-mode Ethernet MAC Wrapper v1.2 - "Error Place:1153 - A clock IOB / BUFGCTRL pair not placed at optimal site"