This Answer Record contains the Release Notes for the LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 Core, which was released in the ISE 11.2 and includes the following:
- New Features
- Resolved Issues
- Known Issues
For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide:
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf
For Frequently Asked Questions see:
(Xilinx Answer 33595) LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII - Frequently asked questions (FAQ)
New Features
- ISE 11.2 software support
- Spartan-6 support
- Virtex-6 support
Resolved Issues
- None
Known Issues
- Virtex-6 and Spartan-6 solutions are pending hardware validation.
-Software Support for the Virtex-6 Lower Power parts was added in this release, but the 1000BASE-X PCS/PMA or SGMII Core does not yet support these devices and cannot be generated from CORE Generator targeting Virtex-6 Lower Power. Pending further testing, support for Virtex-6 Lower Power parts is planned for 11.3. To work around this issue, you can set your project to target an equivalent Virtex-6 LXT device, which will allow you to generate the IP.
- Timing simulation not currently supported when targeting Spartan-6.
- The TBI interface is currently not supported for Spartan-6 and will fail during BitGen.
(Xilinx Answer 33108) LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 - Timing failures seen for some Spartan-3 SGMII TBI implementations
(Xilinx Answer 33109) LogiCORE Ethernet 1000BASE-X PCS/PMA or SGMII v10.2 - MAP Place errors seen in some Spartan-6 Implementations
AR# 32761 | |
---|---|
Date | 05/21/2014 |
Status | Archive |
Type | General Article |