UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 32803: 11.2 & 11.1 EDK, xps_mailbox_v1_00_a - Mailbox core fails in timing when 2 PLBv46 buses are running at different clock speeds

AR# 32803

11.2 & 11.1 EDK, xps_mailbox_v1_00_a - Mailbox core fails in timing when 2 PLBv46 buses are running at different clock speeds

Description

There is an error in the TCL code that generates timing constraints for the mailbox. However, it looks like there is a problem with synthesis (XST) causing a timing error.

Solution

This issue has been fixed in the latest xps_mailbox, and is available in EDK 11.3. 

 

EDK 11.3 is available at:  

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

AR# 32803
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked