Simulations could generate false memory model errors in these situations.
Errors that occur due to dynamically adjusted clock phases in these boundary frequency cases can be ignored, as this is not an issue in a real system (hardware).
To prevent these errors, increase the clock period by one step of the minimum resolution.