UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32917

SPI-4.2 v9.2 - Virtex-6 change to HIGH_PERFORMANCE_MODE attribute for IODELAYE1 elements in UCF

Description

The SPI-4.2 Core netlist generated by CORE Generator for Virtex-6 designs sets the HIGH_PERFORMANCE_MODE attribute on the IODELAYE1 elements to "TRUE". If targeting a performance of less than 700 Mbps, you can optionally change this attribute to "FALSE" in the UCF file. This will allow the IODELAY to consume less power.

Solution

To implement this optional change, the following must be added to the UCF file with correct instance path for the particular design:

INST "pl4_snk_clk0/rdclk_idel" HIGH_PERFORMANCE_MODE = "FALSE" ;

INST "<sink_core_instance_name>/U0/io0/*dpa2/dpa_top0/*DATAPAIR*/MASTER_DELAY" HIGH_PERFORMANCE_MODE = "FALSE" ;

INST "<sink_core_instance_name>/U0/io0/*dpa2/dpa_top0/*DATAPAIR*/SLAVE_DELAY" HIGH_PERFORMANCE_MODE = "FALSE" ;

INST "<sink_core_instance_name>/U0/io0/*dpa2/dpa_top0/*CTLPAIR*/SLAVE_DELAY" HIGH_PERFORMANCE_MODE = "FALSE" ;

INST "<sink_core_instance_name>/U0/io0/*dpa2/dpa_top0/*CTLPAIR*/MASTER_DELAY" HIGH_PERFORMANCE_MODE = "FALSE " ;

Revision History

06/24/2009 - Initial Release

AR# 32917
Date Created 06/10/2009
Last Updated 12/15/2012
Status Active
Type General Article