UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 32926

11.2 EDK, microblaze_v7_20_a - When booting BlueCat Linux, the kernel reports an instruction bus exception in MicroBlaze system

Description

An erroneous instruction bus exception can occur when writing to TLB registers, if an instruction fetch coincides with the TLB register write instruction. The error can only occur when C_ICACHE_ALWAYS_USED is set, and the processor is running in virtual mode with the instruction cache enabled.

Solution


This issue has been fixed in the latest 'microblaze_v7_20_b' core which boots BlueCat Linux correctly. The latest core is available in EDK 11.2. 

 

EDK 11.2 is available at:  

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

AR# 32926
Date Created 06/10/2009
Last Updated 05/21/2014
Status Archive
Type General Article
Tools
  • EDK - 11.1
IP
  • Microblaze