We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33016

Spartan-6 FPGA Clocking - DCM de-skew calculations incorrect


The Spartan-6 FPGA DCM default de-skew settings are incorrect in ISE 11.2 software. This issue is fixed in ISE 11.3 and later software.


In the ISE 11.2 software, the default de-skew setting for the DCM is incorrectly set. The tools default to a setting of "9" for the de-skew value when the actual value should be "0". This will result in added skew to your output clock when compared to your input reference clock.

To correct the issue, you can manually set the DCM de-skew value to "0". To do this, you must enter the FPGA Editor tool, locate the DCM, change to "Edit Mode", and check the "0" box.

This issue is fixed in ISE 11.3 and later software.
AR# 33016
Date 12/15/2012
Status Active
Type General Article
  • Spartan-6 LX
  • Spartan-6 LXT
  • ISE Design Suite - 11.2
  • Digital Clock Manager (DCM) Module
Page Bookmarked