UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Page Bookmarked
  1. Xilinx - All Programmable
  2. Support
  3. AR# 33214: LogiCORE IP v1.2 CIC Compiler - Why do I receive Xs out during behavioral simulation while the RDY output is low?

AR# 33214

LogiCORE IP v1.2 CIC Compiler - Why do I receive Xs out during behavioral simulation while the RDY output is low?

Description

During a behavioral simulation of the CIC Compiler, output goes to "X" every time the RDY output is low. Why?

Solution

This is by design in the CIC Compiler v1.2. When the RDY output is low, the data output should be ignored. 

 

The next release of the IP core will not display Xs when RDY is low. 

 

This issue is resolved in 11.3 with the latest version of the CIC Compiler v1.3.

AR# 33214
Date 05/23/2014
Status Archive
Type General Article