UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Answer Number | Answer Title | Version Found | Version Resolved |
---|---|---|---|
36228 | LogiCORE IP XAUI v9.1 and v9.1 rev1 - Virtex-6 GTX_POWER_SAVE needs to be updated to target ISE 12.2 | N/A | N/A |
34163 | LogiCore IP XAUI v9.1 - The Spartan-6 FPGA Example Design does not implement the DCM_SP attribute setting for "CLK_FEEDBACK" | N/A | N/A |
34159 | LogiCORE IP XAUI v9.1 - The Virtex-6 FPGA Example Design MMCMs can cause DRC errors | N/A | N/A |
AR# 33302 | |
---|---|
Date | 05/22/2012 |
Status | Archive |
Type | Release Notes |
Tools |
|
IP |
|