We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 3332

M1.3/1.4 TRACE: A DPRAM DPO to destination FROM:TO constraint is not analyzed


Keywords: Dual Port Ram, TIG, constraints, DPO, SPO

Urgency: Hot

General Description:

A TNM attached to a DPRAM may not attach itself correctly
to the RAM if the SPO output is not connected. For example,
for the following path:

| spo|---x
| | |----|
| dpo|-----------------|D Q|
| | |> |
|--------| |----|
tnm=myram tnm=myflop

This path would be picked up by a PERIOD constraint. However,
a constraint such as "TIMESPEC TS_IG=FROM:myram:TO:myflop:TIG;"
will not be recognized (path still in PERIOD constraint ).
Even if the constraint is not a TIG ( a normal FROM:TO, for
instance), it will still not be recognized (PERIOD will still
control it).


This is actually a MAP bug, and it is fixed in a M1.4 patch
on the FTP site. Go to: http://www.xilinx.com/txpatches/pub/swhelp/M1.4_alliance
and download the appropriate "core" patch for your platform.

AR# 3332
Date 03/27/2000
Status Archive
Type General Article