In cases where both dedicated inputs are being used while both PLLs in the GTP_DUAL are being used, it is possible to drive each PLL from either reference clock. The only situation that this is not permitted is if CLK1 is being used to drive PLL0 and CLK0 is used to drive PLL1. This will result in neither PLL being able to achieve lock.
It is possible when routing from an IBUFDS associated with 1 GTP_DUAL and trying to route it to an adjacent GTP_DUAL, that the routing is not completed correctly by software. To work around this, it is recommended that users note which direction the clock will be routed and connect the reference clock to the associated port on the adjacent GTP_DUAL.
It is possible for the software to implement two east bound clock routes when only one exists in hardware. Customers need to note the source for their clocks and where they are intended to be routed before implementing. There is only a single path from a particular IBUFDS_GTPA1 to an adjacent GTP1CLKINEAST0/1.