We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33371

LogiCORE 802.16E Convolutional Turbo Code (CTC) Decoder v4.0 - How do I obtain BER plots for different block sizes?


I can see BER plots with the Block Size 240 in data sheet (DS634). 


The block size in my design is different. Are there any additional BER plots?


BER plots for other block sizes or other parameters are not available as there would be quite a few combinations. 


However, please refer to XAPP1103: 



which shows how to create a BER system on a ML506 in order to test other parameters for the CTC Decoder.

AR# 33371
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked