UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33429

ISE Simulator (ISim) - "INFO: Simulator is stopped" when performing VCD dump

Description

Keywords: iSim

I use the following verilog tasks to write perform a VCD dump for debugging:

$dumpfile("myisim.vcd");
$dumpvars (0, board);

However, when I run the simulation, I encounter the following message:

INFO: Simulator is stopped.

Using "show time", it can be seen that the simulator stopped at 1 ps.

How can I resolve this issue?

Solution

This issue can occur if the user attempts to perform a VCD dump of all traceable objects in a large design.

To resolve this issue, please limit the scope of the VCD dump via the $dumpvars verilog task to a relevant section of the design.

This issue is currently under investigation in order to better address this condition in a future release of the ISE Simulator
AR# 33429
Date Created 09/08/2009
Last Updated 09/09/2009
Status Active
Type General Article