We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33442

MIG v3.2, Virtex-6 FPGA DDR3: tRP violations might occur in simulation because of a rounding error


The MIG v3.2 Virtex-6 FPGA DDR3 design might encounter tRP violations in simulation. This is because of a rounding error in the design.


The allowed values for Write Recovery for DDR3 are 5, 6, 7, 8, 10, 12 and these values are calculated by rounding off the value of 15000/tCK to the next integer. In cases where 15000/tCK is evaluated between 8 and 9, the Write Recovery should be rounded off to 10. The controller however, is rounding off to 9 for conditions where 15000/tCK is greater than 8, but less than 9. This is resulting in tRP (Read/Write to precharge) violations at the Memory Side. These violations can be ignored.

The rounding issue is fixed in MIG v3.3, which is available with ISE Design Suite 11.4.
AR# 33442
Date 05/23/2014
Status Archive
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG