We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33443

MIG v3.2, Virtex-6 FPGA DDR2/DDR3 - Read associated with Read Modified Write command is incorrectly issued as a Read with Auto-Precharge


The MIG v3.2 Virtex-6 FPGA DDR2/DDR3 designs support Read Modified Write commands.

However, in some cases the Read associated with the Read Modify Write command is issued as a Read with Auto-Precharge.

This causes the bank to close and so when the controller issues the associated Write to the same location, there is no Activate command and as a result the Write cannot complete.


This issue does not always occur, but has been seen when ORDERING is set to NORM and RELAXED as well as when ECC is used for partial byte enables.

This issue will be resolved in MIG v3.3 which will be released with IDS 11.4.
AR# 33443
Date 12/01/2014
Status Active
Type General Article
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • More
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • MIG
Page Bookmarked