UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33514

11.2 ISE - The PlanAhead->I/O Pin Planning (PlanAhead) - Pre-Synthesis option should not be available for EDIF/NGC-based projects

Description


For EDIF-based projects, the Tools->PlanAhead->I/O Pin Planning (PlanAhead) - Pre-Synthesis option is available, but does not make sense. Selecting this option leads to the error message below:



"ERROR:ProjectNavigator:1 - Could not find the top module process information to launch I/O Pin Planning (PlanAhead) - Pre-Synthesis."



This can occur if no sources have been added to the project.

Solution

The Tools->PlanAhead->I/O Pin Planning (PlanAhead) - Pre-Synthesis option has been disabled for EDIF and NGC-based projects in the ISE Design Suite 11.3 update.

AR# 33514
Date Created 09/15/2009
Last Updated 02/25/2011
Status Archive
Type General Article