UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33543

11.1 EDK, MPMC v5.02.a - VFBC Read FIFO misses data beat when VFBC_Rd_Empty = '1'

Description

A beat of data is missed during VFBC reads when the read fifo goes empty (VFBC<Port_Num>_Rd_Empty = '1'). When the read FIFO becomes not empty, a beat of data is skipped. How do I resolve this issue?

Solution

Currently no workarounds are known. Contact Xilinx Technical Support for updated information:

http://www.xilinx.com/support/clearexpress/websupport.htm

This issue is currently planned to be fixed in MPMC v5.04.a, to be released in EDK 11.4.

AR# 33543
Date Created 09/21/2009
Last Updated 12/15/2012
Status Active
Type General Article