We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33590

ISE Simulator (ISim) - What is ISim Hardware Co-Simulation (HWC, HWCoSim)? Is it supported?


What is Hardware Co-Simulation (HWC, HWCoSim)? Is it supported?


The ISim HWC feature allows for accelerated functional simulation (up to 100x compared to SW only simulation) for compute intensive designs, HDL testbench reuse for testing a design running in hardware, and incremental FPGA testing of blocks of a design IP simulation in Hardware versus slower gate-level simulation models.

This feature is supported starting in ISE 13.1 software.

For further information, refer to the latest ISim User Guide:
AR# 33590
Date 01/30/2012
Status Active
Type General Article
  • ISE Design Suite - 13.1
  • ISE Design Suite - 13.2
  • ISE Design Suite - 13.3