We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33649

LogiCORE XAUI v9.1 and RXAUI v1.1 - Virtex-6 FPGA GTX default setting for TXDIFFCTRL could result in electrical idle condition


In the XAUI and RXAUI Virtex-6 FPGA example design <core_name>_block.v/vhd file TXDIFFCTRL is tied to "0000" by default. 

If the default of "0000" is used, it might be possible to see an Electrical Idle type condition at the other end of the link.


TXDIFFCTRL might still need to be adjusted for a particular setup, but a better default value is "1010".

Linked Answer Records

Associated Answer Records

AR# 33649
Date 09/08/2014
Status Active
Type General Article
  • Virtex-6