UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33714

11.4 EDK, MPMC v5.02.a - MPMC timing errors occur when using the VFBC PIM in Spartan-6 FPGA

Description

When using the VFBC PIM of MPMC in Spartan-6 FPGA only, I receive multiple difficult timing errors which contain the p0_wr_count signal in the path. How do I resolve this issue?

Solution

This issue has been fixed in MPMC v5.04.a, to be released in EDK 11.4.

AR# 33714
Date Created 10/25/2009
Last Updated 05/23/2014
Status Archive
Type General Article