We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33736

Distributed Memory Generator v4.2 - Pipeline stages reset to zero when core is generated


Using ISE software 11.3 and the Distributed Memory Core v4.2, if you choose to register the output and set the Pipeline Stages option to 1, this is reset back to 0 when the core is generated and the following warnings are issued in the coregen GUI: 


WARNING:sim:356 - The parameter 'Pipeline_Stages' is disabled, its value will default from '1' to '0'. 

WARNING:sim:192 - Xco Parameter changed from (Pipeline_Stages,1) to (Pipeline_Stages,0) during Recustomization 


How can I resolve this issue?


This issue will be solved in the 11.4 release of ISE. For now a tactical patch has been created to solve this issue. Please read the readme file included in the patch download before installing. 


AR# 33736
Date 05/23/2014
Status Archive
Type General Article
Page Bookmarked