UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33738

LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v1.1 - Release Notes and Known Issues for ISE Design Suite 11.4

Description

This Answer Record contains the Release Notes for the LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v1.1 Core, released in ISE Design Suite 11.4, and includes the following:

- General Information

- Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide:

http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

Solution

General Information

- This is the initial release of the Ten Gigabit Ethernet PCS/PMA (10GBASE-R) core.

The following are generated out of the CORE Generator software:

- Ten Gigabit Ethernet PCS/PMA (10GBASE-R) core netlist

- Example design HDL top-level and associated HDL files to connect to Virtex-6 FPGA HXT

- Demonstration test bench to exercise the example design

- Documentation directory containing Data Sheet and Users Guide

Known Issues

(Xilinx Answer 33782) LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v1.1 - Incorrect logic resources reported in data sheet

(Xilinx Answer 33799) LogiCORE IP Ten Gigabit Ethernet PCS/PMA (10GBASE-R) v1.1 - Failures occur when running NCSIM Verilog simulation due to a compilation error with v6gth_wrapper_gth_init.v wrapper file from the GTH wizard.

(Xilinx Answer 33802) Virtex-6 FPGA GTH Transceiver - GTHINIT must be reissued following completion of an initial reset sequence

AR# 33738
Date Created 11/12/2009
Last Updated 12/15/2012
Status Active
Type General Article