You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
11.1 Timing Analyzer - NET PERIOD clock arrival times change
When I run my timing anlysis in 11.1 Timing Analyzer, the clock arrival times change which causes the timing analysis to fail.
What caused this change?
The clock arrival times for the CLK90, CLK180, CLK270, and CLK2X180 were not performed correctly in high frequency mode for Virtex-4 and Virtex-5 devices.
This issue is fixed in 11.1.
Was this Answer Record helpful?