UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33776

Design Advisory for the Spartan-6 FPGA Integrated Block Wrapper for PCI Express Master Answer Record

Description

Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System.

Solution

For a list of all current Release Notes and Known Issues for the Spartan-6 FPGA Integrated Block Wrapper for PCI Express, please refer to the IP Release Notes Guide:

http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

Design Advisories

(Xilinx Answer 33761) - Design Advisory for the Spartan-6 FPGA Integrated Block Wrapper v1.2 for PCI Express - How to Enable use of a 100 MHz Reference Clock
(Xilinx Answer 33774) -Design Advisory for the Spartan-6 FPGA Integrated Block Wrapper v1.2 for PCI Express - 250 MHz Is Not a Valid Reference Clock Option

To update your Xilinx Alert Notification Preferences, please go to:

http://www.xilinx.com/support/myalerts

Revision History
07/05/2011 - Updated title
11/16/2009 - Added new link to access preferences.
11/09/2009 - Initial Release; Added Answer Records 33761 and 33774.

Linked Answer Records

Child Answer Records

Associated Answer Records

AR# 33776
Date Created 11/09/2009
Last Updated 05/22/2012
Status Active
Type Design Advisory
IP
  • Spartan-6 FPGA Integrated Endpoint Block for PCI Express ( PCIe )