UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 33779

SPI-3 Link Layer v7.1 and v7.1 Rev1 - Release Notes and Known Issues for ISE 11.4 and 11.5 software

Description

This Release Note and Known Issues Answer Record is for the SPI-3 (POS-PHY L3) Link Layer v7.1 Core, released in ISE 11.4 as well as the SPI-3 (POS-PHY L3) Link Layer v7.1 Rev1 Core, released in 11.5, and contains the following information:

  • New Features
  • Bug Fixes
  • General Information
  • Known Issues

For installation instructions, general CORE Generator known issues, and design tools requirements, see the IP Release Notes Guide:
http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf

Solution

New Features in v7.1

  • ISE 11.4 software support
  • Device support for Spartan-6 FPGA -4 speed grade
New Features in v7.1 Rev1
  • ISE 11.5 software support

Bug Fixes in v7.1

  • Map DRC error: "ERROR:LIT:566 - MMCM_ADV symbol "tfmmcm" has been detected to have aconfiguration that requires the COMPENSATION setting to be ZHOLD instead of'INTERNAL'. The map application can automatically set the COMPENSATIONattribute provided that the original COMPENSATION attribute is left with itsdefault value by the designer."
  • CR 534442
    Description: Removed the COMPENSATION attribute from the MMCM in the example design to leave it with the default ZHOLD value.

Bug Fixes in v7.1 Rev1

  • (Xilinx Answer 34157) Virtex-6 FPGA core should not be used in production due to potential block RAM memory collisions
  • (Xilinx Answer 33589) MMCM multiply and divide values for Virtex-6 FPGA example design are incorrect

General Information

  • Cores configured with independent clocks and direct mode transfer flow-control might encounter hold time issues in hardware on the input DTPA bus unless one of the following conditions are met:
  • Generate TX_CLK using a DCM/MMCM and select an appropriate phase shift for the system to meet timing
  • Ensure the DTPA input data is already center aligned on the clock
  • Transmit the data on the rising edge and then clock it into the FPGA on the falling edge
  • The Tx and Rx cores are provided with default timing constraints in the UCF file generated with the core. Depending on the core configuration, target architecture, and speed grade, the core might run significantly faster. The user can modify the constraints to meet their performance requirements. As long as all timing constraints are met, the SPI-3 Link Core will operate at the user specified rate. Note that the best way to verify timing closure is with user logic, rather than the example design. Implementing only the example design might artificially limit the performance of the SPI-3 Link Core (e.g., if the User Interface is routed to I/O pins).
  • A DCM with a PHASE_SHIFT on its clock is required to meet the OIF specification's 2 ns input timing requirement. This solution is necessary only if the system's timing budget cannot permit the Link Core to exceed the 2 ns input requirement.

Known Issues in v7.1

Known Issues in v7.1 Rev1

Revision History
12/02/2009 - Initial Release
12/15/2009 - Moved AR33589 to known issues
01/19/2010 - Added AR34157
03/01/2010 - Added Rev1 Core

AR# 33779
Date Created 11/12/2009
Last Updated 05/19/2012
Status Active
Type Release Notes