UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
This issue affects both simulation and hardware, and only affects the VHDL example design. The user design does not contain the example traffic generator and is not affected by this issue. To see a working simulation using the traffic generator, use the Verilog example design.
This issue is resolved in MIG v3.4which wasreleased with ISE Design Suite 12.1.